The 1.1 kton Soudan 2 calorimetric drift-chamber detector is read out by 16K anode wires and 32K cathode strips. Preamps from each wire or strip are bussed together in groups of 8 to reduce the number of ADC channels. The resulting 6144 channels of ionization signal are flash-digitized every 200 ns and stored in RAM. The raw data hit patterns are continually compared with programmable trigger multiplicity and adjacency conditions. The data acquisition process is managed in a system of 24 parallel crates each containing an Intel 80C86 microprocessor, which supervises a pipe-lined data compactor, and allows transfer of the compacted data via CAMAC to the host computer. The 80C86's also manage the local trigger conditions and can perform some parallel processing of the data. Due to the scale of the system and multiplicity of identical channels, semi-custom gate array chips are used for much of the logic, utilizing 2.5 micron CMOS technology.
Introduction
The Soudan 2 nucleon decaytl experiment is a multinational collaboration of Argonne National Laboratory, the University of Minnesota, Tufts University, Oxford University, and the RutherfordAppleton Laboratory. The detector will be located in the Soudan iron mine in northern Minnesota. It will be 700 meters below the surface to reduce the cosmic ray background. The detector will have a total active mass of 1.1 ktons and will be surrounded on all six sides by proportional tube veto shield walls which will latch signals from through-going cosmic rays or cosmic ray interactions in the rock walls or radioactive decays in the walls.
The main detector [2' consists of 256 modules (Im x lm x 2.5m high), each weighing 5 tons. Most of the mass of the detector comes from corrugated steel sheets (1.6 mm thick) which are stacked vertically to give a hexagonal close-packed array of holes. In each of these holes is a Im long resistive Hytrel plastic tube (16 mm diameter) which is insulated from the steel by Mylar sheets. The tubes have electric potentials applied to them via narrow copper strips producing a graded electric field inside the tube going from -10 kV at the middle to ground at the two ends. Each module is sealed and has high purity argon-CO2 gas flowing through it. Ionization produced by particles traversing the tubes drifts (with a velocity of I cm/iisec) up to 50 cm down the tubes as a result of the graded electric field. Here the ionization is amplified at vertical anode wires, and the signal is read out from these wires and from horizontal cathode strips behind the wires. The detector will have a track resolution of 15 and 10 mm for anode and cathode readouts, respectively, and 2 mm for the dimension along the tubes.
Thus, the detector will have excellent topological tracking capabilities for low energy charged particles and electromagnetic showers expected from nucleon decay candidates and neutrino background events. In addition, the energy of particles observed is sufficiently low that they will stop inside the detector. The measurement of the ionization deposited as a function of track length allows the determination of track direction and yields information on the particle type.
Overview of Electronic Readout System
This section gives an overview of the electronic readout system to be used with Soudan 2. Figure 1 contains a block diagram of the major system components.
The end of the stack of Hytrel tubes and steel sheets faces an orthogonal array of proportional wires and cathode busses, to provide X-Y information about the charge drifting down the tubes. The third orthogonal coordinate Z is obtained by a relative time measurement of the drifting charge. The proportional wire and cathode signals are amplified by thick film hybrid preamps, and the preamp outputs (which appear as current sources) are bussed on twisted pair of length 32 meters. Eight preamps are connected to each bus, in a scheme which minimizes ambiguities. The events of interest are highly localized. This effectively multiplexes the readout of the detector and reduces the number of digitization channels required by a factor of eight. The twisted pair summing busses drive conditioning-shaping amplifiers, and the outputs of these amplifiers are carried differentially on ribbon twisted pair cable to analog cards which perform digitization and storage. etc. all may proceed without interference with the local processor, except to the extent that it must be involved.
Analog Card
In this section, we present a more detailed discussion of the analog card. It is implemented on a six-layer MULTIBUS format PC board slightly oversized in width. We have implemented it in CMOS to minimize the power consumption.
With each of the 24 data crates, there are 16 analog cards, each of which accepts 16 channels of analog information from the anode wire/cathode bus signal paths. At the analog input, there are differential buffer-amplifiers to reject common mode noise from the ribbon twisted-pair cables. These amplifiers nominally have a gain of 1; however, the gain may be increased as high as 10 by external jumpers. The amplifier output drives a zero crossing amplifier and also goes to a 6-bit CMOS flash encoder which is clocking with 200 ns period, corresponding to 2 mm in the drift dimension. The flash encoder output is written in CMOS static RAM every 200 ns. The RAM space may be either 512 or 1024 addresses under software control of the local processor. RAM address is provided for data acquisition from P2, and the flash encoder clock is derived from the least significant address bit.
The zero crossing amplifier in each channel provides a logic level which is a logic 1 if there is a pulse in the channel larger than the reference level supplied to the zero crossing amplifier. These 16 signals serve as input to four custom designed CMOS gate arrays (PDK-1000) each of which has approximately 1100 gates of logic devoted to timing and latching live channels. Each PDK-1000 gate array has within it the following: 1. Live channel register. A four-bit register, the bits of which determine which channels shall be live for trigger purposes. This register may be used to gate off noisy channels and for trigger logic verification purposes.
2.
Trigger active time register. An eight-bit register, the contents of which specify the resolution time of trigger requests produced from this card. In addition to the trigger logic embodied in the PDK-2000, there is an empty socket which has inputs identical to those of the PDK-2000, but has four trigger request outputs to four wire OR'ed busses on the P2 backplane. This extra socket may be used at a later date for "afterthoughts" to provide trigger requests for active channel patterns other than those implemented in the PDK-2000.
Compactor Card
The compactor card is in reality 2 six-layer MULTIBIJS cards, because the logic would not fit on one card. The compactor has an address register which provides address to the RAM's on the analog cards during data acquisition and compaction. In addition, there is a card pointer which is used during compaction to address an analog card. During compaction, the RAM address and data returned on the P2 data bus are latched for the data comparator at the same time that the next address is sent on the P2 address bus to the enabled analog card. The logic skips a cycle of the compactor clock when addresses corresponding to page boundaries are pointed to by the address bus to allow data to become valid. When the data crate is not in data acquisition or compaction modes, the CMOS memories on the analog cards may be memory mapped by the local processor and addressed through P1 bus for diagnostic routines. The compaction card has an interrupt register which interacts with the 82C59 PIC on the 86C05 card through 7 of the 8 interrupt lines on the P1 backplane, the eighth line being reserved for the slave PIC on the trigger communication card. A 16-bit crate status register is provided on the compactor card, the bits of which configure the hardware and/or indicate status of various aspects of the crate. For example, bits 0 and 1 determine whether or not the FIFO is memory mapped, whether its input comes from the compactor, CAMAC, or the local processor and whether its output goes to CAMAC or the local processor. A snapshot of the crate status register may be read through CAMAC by the host at any time.
A Between the time of trigger formation in the trigger crate, and compaction done in the data crates (30 psec typically), all information available to the trigger logic, plus the contents of the live channel latches, are available to make high level decisions and issue a global abort and reset.
The design goals for the trigger system are to obtain > 80% efficiency for muons down to 200 MeV, while accepting less than 0.5 Hz of random triggers due to natural radioactivity.
The Calibration System
Since the experiment depends on the correct operation of many channels of complicated electronics, it is necessary to be able to tell if something has failed and in what way. It is also necessary to be able to monitor the gains and other properties of the many amplifiers. In particular, the calibration system is designed to measure: gain stability, pulse height resolution, pulse shaping, response to delayed signals, cross talk, check that the 'multiplexing' cable is correct, the working of the trigger system. And it must do this all as fast as possible to minimize the experiment's deadtime.
The system is designed to be local to each MULTIBUS crate, i.e., each data crate's 80C86 CPU can check its own electronics and all the electronics which feeds into it. This is possible, because each amplifier sends signals to exactly one MULTIBUS crate. The advantage of each crate checking its own electronics is that the 24 crates can all work in parallel, enabling the testing to go much faster than if one computer had to manage the whole operation.
The basic system, which is duplicated 24 times, is shown in Fig. 2 . There are three pieces; the Calibration Card which is in the MULTIBUS crate, the 8 Calibration Modules which sit on the detector, and the CALBUS which connects them.
In order to check the electronics, the 80C86 must be able to generate a known pulse at the preamp board's test pulse inputs and check that the signal read out by the data acquisition system has the proper characteristics. To the data and the triggers they would have generated to determine how well the whole system operated.
The Calibration Card prod-lces two completely independent pulses. They can have different amplitudes, widths, and start times. The Calibration Modules produce 4 of each of these pulses to send to the preamps. The reason that two pulses are sufficient is that each preamp board has only two pulser test inputs, allowing adjacent channels to be pulsed independently.
The Calibration Card
The Calibration Card has several purposes: to generate the timing (delay, width, ...) for the two pulses, to latch and generate amplitudes for them, to communicate with the Calibration Modules, and to communicate with the 80C86 CPU. It also provides a latch of the Trigger Requests for the 80C86. Figure 3 shows a block diagram of the Calibration Card.
Most of the pulse information which the 80C86 sends to the card is latched and can be read back again. For each of the two pulses, a delay, a width, and an amplitude are stored. When a pulse sequence is initiated, the latched value for the delay (8 bits) is counted down with a 600 ns clock. When it reaches zero, a logical TTL level signal is sent to the Calibration Modules. This signal stays on until the programmable pulse width (4 bits in 200 ns steps) signals the end of the pulse. This provides the Calibration Modules with the timing information to recreate the pulses. Each pulse's amplitude information (8 bits) is latched and presented to a DAC. The output of the DAC's is sent along the CALBUS as a differential signal. This DC value is used by the Calibration Modules to determine the pulse height of the pulses they produce. The 8-bit DAC's have sufficient resolution to test the linearity of the flash ADC's in the data acquisition since the ADC's have only 6 bits.
In addition to being able to delay the pulse starts after the sequence is initiated, the system also allows the trigger, which is sent to the crate's data acquisition sections, to be delayed. Similarly to the pulse start delay, the trigger can be delayed from 0 to 154 microseconds in 600 ns steps (8 bits).
This allows the pulse to be started before the trigger is present, simulating what might happen in the real data.
The Calibration Card also receives, latches, and transmits information to the Calibration Modules. This information, from the 80C86, tells the module which of its pulse output channels are to be enabled and disabled. It is possible to address each of the 8 Calibration Modules connected to the Calibration Card individually and switch its 8 outputs independently.
There are two ways to initiate the stored pulse sequence. One is via an external NIM connector on the card. This is used to be able to synchronize the pulses from several crates. The other method is for the 80C86 to initiate the sequence by an I/O command to card.
Finally, the Calibration Card contains a set of latches to record the Trigger Requests which are put on the Multibus backplane by the PDK-2000 gate array chips. This gives the 80C86 access to the triggers generated in its own crate, which is necessary for testing these chips independently of the other crates. In addition to being able to read the trigger latches, the 80C86 can also write to them; this allows them to be tested and cleared.
The Calibration Module
The Calibration Module has two functions, it must recreate the pulses with the correct timing, amplitude and width when it is told to do so by the Calibration card, and it must distribute these pulses to the proper preamp board pulser test inputs.
Each module has 8 pulser outputs, which go to the inputs of the 4 preamp boards it handles. One of the inputs on each preamp board goes to the even numbered channels and the other to the odd numbered ones. Each of these receives an independent pulse. notified to read out data before compaction can resume. The FIFO-full interrupt service routine is called to set the CSR to allow the host access to the FIFO and then wait until the FIFO has been emptied before returning control to the trigger service routine. When compaction has completed on all cards in the crate, the host is again granted access to the FIFO buffer for readout. The program polls the CSR to determine when the FIFO is empty. At this time, the trigger pending condition is cleared, and the logic is enabled to accept another trigger.
The 82C59 PIC is programmed in nested mode which imposes the constraint that an interrupt service routine can itself only be interrupted by an interrupt of equal or higher priority. Thus the following interrupt hierarchy was chosen: (1) FIFO full, (2) Compaction done, (3) Trigger, (4) CAMAC 0, and (5) CAMAC 1. The CAMAC 0 and CAMAC 1 interrupts are used in the following way: A CAMAC 1 interrupt, generated by the host via a CAMAC command, alerts the 80C86 that the host wishes to send a message so that the microprocessor clears and enables the FIFO. The host then writes to the FIFO a series of CAMAC commands. Meanwhile the 80C86 waits for a CAMAC 0 interrupt which indicates end of data. Upon receipt of this interrupt, the 80C86 program will interpret the message and take the appropriate action.
A simple protocol has been defined to control exchange of data between the 80C86 and the host. Each message consists of a variable number of 24-bit words. The first word in the message contains the message word count in the first 16 bits and the message ID in the next 8 bits. The remaining words contain the message. The message ID byte may be either positive or negative. A positive message number indicates data transfer from the 80C86 to the host while a negative message number indicates data transfer from the host to the 80C86. Fig. 3 . Calibration card schematic.
